For ASIC devices, you represent clock jitter with clock uncertainty. For AMD FPGAs, jitter properties are predictable. You can let the timing engine compute them automatically, or specify them separately.
For ASIC devices, you represent clock jitter with clock uncertainty. For AMD FPGAs, jitter properties are predictable. You can let the timing engine compute them automatically, or specify them separately.