Some registers or nets in the RTL source can disappear in the elaborated or synthesized design. This occurs for several reasons, including the following:
- Memory block inference
- DSP inference
- Shift register inference
These inferences absorb multiple design objects into a single resource.
When this happens, avoid attaching constraints directly to the absorbed objects. Instead, find other connected registers or nets that remain in the design and use them as constraint targets.