To model the external timing context accurately, provide timing information for input and output ports. Because the AMD Vivado™ Integrated Design Environment (IDE) recognizes timing only inside the FPGA, use these commands to specify delays beyond the device:
-
set_input_delay -
set_output_delay