To accurately model the external timing context in your design, you must give timing information for the input and output ports. Because the AMD Vivado™ Integrated Design Environment (IDE) recognizes timing only within the boundaries of the FPGA, you must use the following commands to specify delay values that exist beyond these boundaries:
-
set_input_delay -
set_output_delay