Verilog Usage Restrictions - Verilog Usage Restrictions - 2026.1 English - UG901

Verilog usage restrictions in Vivado synthesis include the following:

• Case Sensitivity
• Blocking and Non-Blocking Assignments
• Integer Handling