Vivado synthesis supports VHDL variable and signal assignments. A process declares and uses its own local variables, which are usually invisible outside the process.
Vivado synthesis supports VHDL variable and signal assignments. A process declares and uses its own local variables, which are usually invisible outside the process.