Synthesis tools support the VHDL predefined IEEE real type and
the IEEE math_real package only for calculations, such as computing
generic values. Do not use them to describe synthesizable functionality.
Synthesis tools support the VHDL predefined IEEE real type and
the IEEE math_real package only for calculations, such as computing
generic values. Do not use them to describe synthesizable functionality.