VHDL Predefined IEEE Real Type and IEEE Math_Real Packages - VHDL Predefined IEEE Real Type and IEEE Math_Real Packages - 2026.1 English - UG901

Synthesis tools support the VHDL predefined IEEE real type and the IEEE math_real package only for calculations, such as computing generic values. Do not use them to describe synthesizable functionality.