USE_DSP Verilog Example - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

(* use_dsp = "yes" *) module test(clk, in1, in2, out1);