Signed Expressions - 2025.2 English - UG901

Vivado synthesis supports both signed and unsigned operations. You can declare signals as signed or unsigned. For example:

logic [5:0] reg1;
logic signed [5:0] reg2;