Sequential Process Using a Wait Statement Coding Example (VHDL) - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
process begin
wait until rising_edge(clk);
q <= d;
end process;