Synthesis supports real numbers. However, you cannot use them to create logic. You can only use real numbers as parameter values. The SystemVerilog-supported real types are:
- real
- shortreal
- realtime
Synthesis supports real numbers. However, you cannot use them to create logic. You can only use real numbers as parameter values. The SystemVerilog-supported real types are: