RW_ADDR_COLLISION Verilog Example - 2025.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
(*rw_addr_collision = "yes" *) reg [3:0] my_ram [1023:0];