RW_ADDR_COLLISION VHDL Example - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
attribute rw_addr_collision : string;
attribute rw_addr_collision of my_ram : signal is "yes";