RETIMING_FORWARD Verilog Example - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

(* retiming_forward = 1 *) reg my_sig;