RETIMING_FORWARD VHDL Example - 2025.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
attribute retiming_forward : integer; attribute retiming_forward of my_sig : signal is 1;