RETIMING_BACKWARD Verilog Example - 2025.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
(*retiming_backward = 1 *) reg my_sig;