RAM_DECOMP VHDL Example - 2025.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
attribute ram_decomp : string; attribute ram_decomp of myram : signal is "power";