RAM_DECOMP VHDL Example - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
attribute ram_decomp : string;
attribute ram_decomp of myram : signal is "power";