Hardware inferred from a combinatorial process does not involve any memory elements.
A memory element process is combinatorial when all assigned signals in a process are always explicitly assigned in all possible paths within a process block.
A latch inference typically occurs when you do not explicitly assign a signal in all branches of an if or case statement.
Important: Review the HDL source code for a not
explicitly assigned signal if Vivado synthesis infers
unexpected Latches.