IOB VHDL Example - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

signal sig1:std_logic;
attribute IOB: string;
attribute IOB of sig1 : signal is "true";