IOB VHDL Example - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
signal sig1:std_logic;
attribute IOB: string;
attribute IOB of sig1 : signal is "true";