FSM_SAFE_STATE Verilog Example - 2025.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
(* fsm_safe_state = "reset_state" *) reg [7:0] my_state;