Example with Custom Attribute on a Signal (Verilog) - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

(* my_att = "my_value", DONT_TOUCH = "yes" *) reg my_signal;