Verilog efficiently models combinatorial logic using its time control statements: Delay time control statement [#] Event control time control statement [@]