CRITICAL_SIG_OPT Verilog Example - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

(* CRITICAL_SIG_OPT = “true” *)  reg [3 : 0]  signal_name;