CLOCK_BUFFER_TYPE Verilog example - 2025.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
(* clock_buffer_type = "none" *) input clk1;