CASCADE_HEIGHT Verilog example - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
(* cascade_height = 4 *) reg [31:0] ram [(2**15) - 1:0];