CASCADE_HEIGHT Verilog Example - 2025.2 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
(* cascade_height = 16 *) reg [data_size-1:0] myram [2**addr_size-1:0];