CASCADE_HEIGHT VHDL example - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
attribute cascade_height : integer;
attribute cascade_height of ram : signal is 4;