CASCADE_HEIGHT VHDL example - 2025.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-06-11
Version
2025.1 English
attribute cascade_height : integer; attribute cascade_height of ram : signal is 4;