Recommended: Do not use buffer port mode.
Use VHDL's buffer port mode when a signal is used both internally and as an output port, provided there is only one internal driver. Buffer ports are a potential source of errors during synthesis, and complicate validation of post-synthesis results through simulation.