Behavioral Verilog Module Declaration Example Two - 2024.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

module example ( input A, inputB, output O
);

assign O = A & B;
endmodule