Behavioral Verilog Module Declaration Example Two - 2025.2 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2025-12-05
Version
2025.2 English
module example ( input A, inputB, output O
);

assign O = A & B;
endmodule