Behavioral Verilog Module Declaration Example One - 2025.1 English - UG901

Vivado Design Suite User Guide: Synthesis (UG901)

module example (A, B, O);
input A, B;
output O;
assign O = A & B;
endmodule