Arrays of Reg and Wire - Arrays of Reg and Wire - 2026.1 English - UG901
Vivado Design Suite User Guide: Synthesis (UG901)
Document ID
UG901
Release Date
2026-07-08
Version
2026.1 English
Verilog allows arrays of
reg
and
wire
.