The Vivado Design Suite supports implementing synthesized netlists, including those generated by third-party synthesis tools. The external synthesis tool generates a Verilog or EDIF netlist and, if applicable, a constraints file. Both Project Mode and Non-Project Mode support this workflow.