The AMD Spartan™ UltraScale+™ SelectMAP configuration interface provides an 8-bit, 16-bit, or 32-bit data bus interface to the FPGA configuration logic. In this mode, an external processor or controller drives the SelectMAP data, clock, and control signals (read/write and chip select) and needs to monitor the BUSY signal for configuration initiation and flow control (see Configuration Pins).