UltraScale architecture is fully compliant with the IEEE Standard 1149.1 TAP and Boundary-Scan Architecture. The UltraScale FPGAs include all mandatory elements defined in the IEEE 1149.1 standard. These elements include the TAP, the TAP controller, the instruction register, the instruction decoder, the boundary register, and the bypass register. UltraScale FPGAs also support a 32-bit Device identification register and a configuration register. This section outlines the details of the JTAG architecture.