| Field Name | Bits | Type | Reset Value | Description |
|---|---|---|---|---|
|
XTTCPS_MATCH_MASK (MATCH) |
15:0 | rw | 0x0 | When a counter has the same value as is stored in one of its match registers and match mode is enabled, a match interrupt is generated. Each counter has three match registers. |