In this scenario, trace packets are not generated until the FIFO is no longer in an overflow condition. An overflow packet is generated to indicate that there was an overflow condition and some trace packets are lost. At least eight clock cycles of FTMDTRACEINCLOCK are needed between FTMDTRACEINDATA packets to avoid a FIFO overflow condition.
Figure 1. Packet Generation, FIFO Overflow Case
