This is the data input cascade for port A from the block RAM below. Note: For further details on cascading, see Cascadable Block RAM.