CLKIN1 – Primary Reference Clock Input - UG572

CLKIN1 can be driven by a global clock I/O directly when in the same bank adjacent to the PHY tile.