This is an acknowledge signal from the MMCM that the output clock divide change is complete and the output is valid.