If FPGA configuration is not successful, a quick JTAG verify or readback operation on the FPGA contents can eliminate issues during programming or verify if a rare SEU event has occurred. To perform a JTAG verify operation with the Vivado device programmer, a mask (.msk) file is required and is created during the bitstream generation phase. For more details, see Readback Verification and CRC.