When the INIT_B pin transitions to High,
the device samples the M[2:0] mode pins (see the following figure) and begins
driving CCLK if in the master modes. Then, the device begins sampling the
configuration data input pins on the rising edge of the configuration clock.
Figure 1. Sample Mode Pins (Step 3)
