The configuration bank voltage select pin
(AMD UltraScale™
FPGAs only) must be tied
appropriately to GND or VCCO to support the 1.8V or 3.3V
maximum range required by your design.