The clock is used for the synchronous write. The data and the address input pins have setup times referenced to the WCLK pin.
The clock pin (WCLK) has an inversion option at the slice level. The clock signal can be active at the negative edge of the clock or the positive edge of the clock without requiring other logic resources. The default is at the positive clock edge.