Clock Enable - CE - UG474

7 Series FPGAs Configurable Logic Block User Guide (UG474)

Document ID
UG474
Release Date
2025-04-01
Revision
1.9 English

When CE is Low, clock transitions are ignored with respect to the D input. The set and reset inputs have priority over the clock enable.