The following figure illustrates the details of distributed RAM implemented in a 7 series FPGA slice. Some elements of the slice are omitted for clarity. Only the elements relevant to the timing paths described in this section are shown.
Figure 1. Simplified 7 Series FPGA SLICEM Distributed RAM
